

## RESET CIRCUIT AND FERAM USING THE SAME

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

5       The present invention generally relates to a nonvolatile ferroelectric memory device, and more specifically, to a reset circuit for generating a reset signal by using a self-bias circuit regardless of a power-up slope only when a power voltage is beyond a  
10 predetermined voltage, and a nonvolatile ferroelectric memory device using the same.

#### 2. Description of the Prior Art

      Generally, a FeRAM has the same data processing speed  
15 as a dynamic random access memory (DRAM) and retains data even when power is off. For this characteristic, the FeRAM has been highly attracted as a next generation memory device.

      The FeRAM has structures similar to those of a DRAM,  
20 and uses ferroelectric material as a component of a capacitor. The FeRAM uses a characteristic of high residual polarization in ferroelectric material.

      Due to the high residual polarization, data remains unerased even if the electric field is removed.

Fig. 1 illustrates a hysteresis loop of a general ferroelectric.

As shown in FIG. 1, polarization induced by the electric field is maintained at a certain amount (i.e., "d" and "a" states) due to the presence of residual polarization (or spontaneous polarization), even if the electric field is removed.

A FeRAM cell may be used as a memory device by corresponding the "d" and "a" states to 1 and 0, respectively.

Fig. 2 illustrates a unit cell of a conventional FeRAM device.

As shown in Fig. 2, the unit cell of the conventional FeRAM device includes a bitline B/L formed in one direction, a wordline W/L formed to cross the bitline B/L and a plateline P/L arranged parallel to the wordline and spaced at a predetermined interval from the wordline W/L. The unit cell also includes a NMOS transistor having a gate connected to the wordline W/L and a source connected to the bitline B/L, and a ferroelectric capacitor FC1 connected between a drain of the NMOS transistor and the plateline P/L.

The data input/output operation of the conventional FeRAM device is now described as follows.

Fig. 3A is a timing chart illustrating a write mode operation of a general FeRAM device, and Fig. 3B is a timing chart illustrating a read mode operation of a general FeRAM device.

5 Referring to Fig. 3A, if an externally applied chip enable signal CSBPAD is activated from 'high' to 'low', a write enable signal is transited from 'high' to 'low', and the writing mode starts.

Subsequently, if an operation of decoding addresses  
10 starts in the write mode, the corresponding wordline W/L transits from 'low' to 'high' to select the cell.

During the interval wherein the wordline W/L maintains a 'high' state, a 'high' signal of a predetermined period and a 'low' signal of a predetermined  
15 period are alternatively applied to a corresponding plateline P/L. In order to write binary logic values '1' or '0' in the selected cell, 'high' or 'low' signals synchronous with respect to the write enable signal WEBPAD are applied to a corresponding bitline B/L.

20 As shown in the following Table 1, during the period wherein a 'high' signal is applied to a wordline W/L, if a 'high' signal is applied to the bitline B/L and a 'low' signal is applied to the plateline P/L, a logic value '1' is written in the ferroelectric capacitor FC1. If a 'low'

signal is applied to the bitline B/L and a 'high' signal is applied to the plateline P/L, a logic value '0' is written in the ferroelectric capacitor FC1.

[Table 1]

W/L : H		P/L	
		H	L
B/L	H	X	1
	L	0	X

5 Referring to Fig. 3B, If an externally applied chip enable signal CSBPAD is activated from 'high' to 'low', all of the bitlines become equipotential to low voltage by an equalizer signal before a corresponding wordline is selected.

10 Then, after each bitline becomes inactive, an address is decoded. A wordline corresponding to the decoded address is transited from the low to the high level, to enable a selected cell.

A 'high' signal is applied to a corresponding  
 15 plateline of the selected cell to destroy a data Qs corresponding to a logic value '1' stored in the ferroelectric memory cell. If a logic value '0' is stored in the ferroelectric memory cell, its corresponding data Qns is not destroyed.

20 The destroyed data or the non-destroyed data is outputted to bitlines, according to the above-described

hysteresis loop characteristics, so that a sense amplifier senses logic values '1' or '0'.

In other words, as shown in the hysteresis loop of Fig. 1, the state moves from the 'd' to 'f' when the data is destroyed while the state moves from 'a' to 'f' when the data is not destroyed. The logic value '1' is output in case the data is destroyed, while the logic value '0' is output in case the data is not destroyed.

After the sense amplifier amplifies the data, the data should be recovered into the original data. Accordingly, the plateline P/L becomes inactive from 'high' to 'low' during the interval where the 'high' signal is applied to the corresponding wordline W/L.

In a system using a nonvolatile FeRAM as a memory device, a system controller outputs a chip enable signal CSBPAD into a FeRAM chip. A memory device in the memory chip such as a FeRAM chip generates a chip internal control signal CE for operating a memory cell of a chip according to the chip enable signal CSBPAD. Data is read or written according to the chip internal control signal CE. The data is transferred to the system controller via a data bus.

The system is re-setup by reading data stored in a code register, when a power is applied to the nonvolatile FeRAM. The code register reading operation is performed

using a power-on reset signal.

A conventional power-on reset signal generating circuit is configured to have much influence on generation of a reset signal by a power-on slope of a voltage. As a  
5 result, the reset signal is generated even in a low power voltage if the power-on slope becomes longer.

Fig. 4 is a circuit diagram showing a conventional power-on reset circuit.

The conventional power-on reset circuit of Fig. 4  
10 comprises a PMOS transistor T1 and a NMOS capacitor T2 connected in series between a power voltage VCC and a ground voltage VSS and a gate of the PMOS transistor T1 is connected to the ground voltage VSS. The power-on reset circuit further comprises a first inverter INV1, a second  
15 inverter INV2, a PMOS transistor T3 and a third inverter INV3. The first inverter INV1 inverts an output voltage of the PMOS transistor T1. The second inverter INV2 inverts an output signal of the first inverter INV1. The PMOS transistor T3 is controlled by an output signal of the  
20 second inverter INV2, and connected between the power voltage VCC and an output terminal of the first inverter INV1. The third inverter INV3 inverts an output signal of the second inverter INV2, and outputs a reset signal.

Levels of output voltages in the power-on reset

circuit are determined by a RC delay time between the PMOS transistor T1 serving as a current source and the NMOS transistor T2 serving as a capacitor device.

The power-up operation should be performed in a  
5 predetermined time for the stable operation of the memory chip. However, if the power-up time is over the predetermined time by a certain factor, data stored in the code register is destroyed.

Figs. 5 and 6 are waveform diagrams showing the  
10 operation of the power-on reset circuit of Fig. 4, respectively, when the power voltage increases with a fast gradient and when the power voltage increases with a slow gradient.

As shown in Fig. 5, when the power voltage increases  
15 rapidly from the VSS level (ground) to the VCC level with the fast gradient, a reset signal is generated at a voltage higher than a predetermined voltage level (threshold voltage).

Referring to Fig. 6, when the power voltage increases  
20 slowly from the VSS level to the VCC level with the slow gradient, the NMOS capacitor T2 is precharged for more time than the case of Fig. 5, thereby rapidly increasing a sensing level of the NMOS capacitor T2. As a result, a reset signal is generated at a voltage lower than the

threshold voltage.

As described above, in the conventional power-on reset circuit, the reset signal may be generated at a voltage lower than a normal voltage because of unstable generation of the power-on reset signal according to variations of the power. If the code register is operated at a low voltage, data stored in the code register is mis-read or restored in an insufficient state, thereby causing failure in the code register.

Accordingly, a reset circuit configured to generate a power-on reset signal beyond a predetermined voltage in any power-on slope is required.

#### **SUMMARY OF THE INVENTION**

Accordingly, it is an object of the present invention to a reset circuit for stably generating a reset signal when a power voltage is beyond a predetermined level regardless of a power-on slope of a power voltage.

There is provided a reset signal generating circuit comprising: a power detector for maintaining the size of an applied voltage for a predetermined period; a threshold voltage controller for outputting a voltage by regulating the level of a power voltage for generating a reset signal depending on variations of the power voltage and a bias

voltage; a feedback controller for pulling down an output voltage of the power detector when the power voltage reaches a predetermined level depending on an output voltage of the threshold voltage controller; a pull-up  
5 controller for pulling up an output voltage of the power detector and outputting an output voltage variation of the power detector as the reset signal; and a self-bias unit for outputting the bias voltage and regulating the amount of a current supplied from the threshold voltage controller  
10 to the feedback controller depending on variations of the power voltage.

There is also provided a nonvolatile ferroelectric memory device using the above-described reset signal generating circuit, comprising: a reset generator for  
15 outputting a reset signal only when the power voltage is beyond a predetermined level regardless of a power-up slope; a reset transition detector for detecting a transition point of the reset signal and outputting a reset signal transition detecting signal; an address latch for  
20 latching an address inputted through an address pad in response to a chip enable signal and an address transition control signal; an address transition detector for detecting a transition point of an address outputted from the address latch and outputting an address transition

detecting signal; a chip enable transition detector for detecting transition points of the chip enable signal and the reset signal transition detecting signal and outputting a chip enable transition detecting signal; and a  
5 synthesizer for synthesizing the address transition detecting signal and the chip enable signal transition detecting signal and outputting the synthesized signal.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

10 Fig. 1 is a characteristic curve showing a hysteresis loop of a general ferroelectric material.

Fig. 2 is a structural diagram showing a unit cell in a general FeRAM device.

Fig. 3a is a timing diagram showing a write mode  
15 operation of a general FeRAM device.

Fig. 3b is a timing diagram showing a read mode operation of a general FeRAM device.

Fig. 4 is a circuit diagram showing a conventional power-on reset circuit.

20 Figs. 5 and 6 are waveform diagrams showing the operation of the power-on reset circuit of Fig. 4.

Fig. 7 is a structural diagram showing a nonvolatile FeRAM using a reset signal generating circuit according to the present invention.

Fig. 8 is a circuit diagram showing a reset signal generating circuit according to a first example of the present invention.

Fig. 9 is a waveform diagram showing the operation of  
5 the reset signal generating circuit of Fig. 8.

Fig. 10 is a circuit diagram showing a reset signal generating circuit according to a second example of the present invention.

Fig. 11 is a waveform diagram showing the operation  
10 of the reset signal generating circuit of Fig. 10.

Fig. 12 is a circuit diagram showing a reset signal generating circuit according to a third example of the present invention.

Fig. 13 is a circuit diagram showing a reset signal  
15 generating circuit according to a fourth example of the present invention.

Fig. 14 is a circuit diagram showing a reset signal transition detector according to the present invention.

Fig. 15 is a circuit diagram showing a chip enable  
20 signal transition detector according to the present invention.

Fig. 16 is a circuit diagram showing an address latch according to the present invention.

Fig. 17 is a timing diagram showing an address

transition control signal when a chip enable signal is maintained at a low level.

Fig. 18 is a timing diagram showing an address transition control signal when a chip enable signal is  
5 transited.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 7 is a structural diagram showing a reset signal generating circuit for generating a chip control signal in  
10 a nonvolatile FeRAM according to the present invention. The relations of transition detecting signals RTD, CTD, ATD and TDS are shown.

The nonvolatile FeRAM of Fig. 7 comprises a chip enable buffer 10, a reset signal generator 20, a reset  
15 signal transition detector 30, a programmable circuit block 40, a chip enable signal transition detector 50, an address latch 60, an address transition detector 70 and a synthesizer 80.

The chip enable signal buffer 10 temporarily stores a  
20 signal CEB\_PAD inputted through a chip enable pad, and outputs a chip enable signal CEB. Here, the phase of the outputted chip enable signal CEB is the same with that of a chip activation regulating signal CEB\_PAD.

The reset signal generator 20 generates a reset

signal only when a power voltage level becomes at a predetermined level regardless of a power-up slope time of the power voltage.

The reset signal transition detector 30 detects a point when the reset signal RESET inputted from the reset signal generator 20 is transited, and generates a reset signal transition detecting signal RTD when the reset operation is started as shown in Fig9.

The programmable circuit block 40 comprises nonvolatile programmable code registers and the inputs/outputs can be changed externally. The programmable circuit block 40 operates in response to the reset signal transition detecting signal RTD.

The chip enable signal transition detector 50 receives the chip enable signal CEB outputted from the chip enable signal buffer 10 and the reset signal transition detecting signal RTD outputted from the reset signal transition detector 30, and generates a chip enable transition detecting signal CTD when one of the two signals is transited from a high level to a low level.

The address latch 60 receives an address ADD\_PAD inputted through an address pad, and outputs an address ADD and latched addresses ADD\_LAT and ADDB\_LAT in response to the chip enable signal CEB and an address transition

control signal ATD\_CON.

The address transition detector 70 detects a transition point of the address ADD which is the output signal of the address latch 60, and outputs an address  
5 transition detecting signal ATD.

The synthesizer 80 synthesizes the chip enable transition signal CTD outputted from the chip enable signal transition detector 50 and the address transition detecting signal ATD outputted from the address transition detector  
10 70, thereby outputting a transition detecting signal TDS for driving a wordline WL and a plateline PL of the memory cell.

Fig. 8 is a circuit diagram showing a reset signal generating circuit according to a first example of the  
15 present invention.

The reset signal generating circuit of Fig. 8 comprises a power detector 21, a threshold voltage controller 22, a feedback controller 23, a pull-up controller 24 and a self-bias unit 25.

20 The power detector 21 comprises PMOS transistors P1 and P2, NMOS transistors N1, N2, N3 and N4. The PMOS transistor P1 and the NMOS transistor N1 connected in series between a power voltage VCC and a node B have each gate connected to a node C. The PMOS transistor P2 and the

NMOS transistor N2 connected in series between the power voltage VCC and the node B have each gate connected to a node A. The NMOS transistor N3 has a drain and a source connected in common to a ground voltage VSS, and a gate connected to the node A. The NMOS transistor N4 connected between the node B and the ground voltage VSS has a gate connected to a node C.

The threshold voltage controller 22 comprises PMOS transistors P5, P6 and P7, and NMOS transistors N5 and N6. The PMOS transistors P5, P6 and P7, connected in series between a power voltage VCC and a node D, have each gate connected in common. The NMOS transistors N5 and N6, connected in series between the power voltage VCC and the node D, have each gate connected in common to each drain.

The NMOS transistors N5 and N6 supplies a current to the node D in proportion to increase of the power voltage VCC. The NMOS transistors N5 and N6 regulate the level of a voltage where a reset signal by forming a voltage ranging of  $VCC - 2V_{tn}$  ( $V_{tn}$ : threshold voltage of N5 and N6) in the node D. The NMOS transistors N5 and N6 serve as a voltage driver for transiting an output voltage of the power detector 21 to a low level when the power voltage VCC increases to a predetermined level. Here, a voltage of the node D does not rise to the level of the power voltage VCC

only by the current supplied by the NMOS transistors N5 and N6. In other words, the voltage of the node D rises to  $V_{CC}-2V_{tn}$  by the NMOS transistors N5 and N6. However, the voltage of the node D is required to rise to the level of the power voltage  $V_{CC}$  for stabilization of the reset signal. The PMOS transistors P5, P6 and P7 serve as a voltage pull-up unit for pulling up the voltage of the node D to the level of the power voltage  $V_{CC}$ . However, the generation of the reset signal RESET may be unstable by leakage currents of the PMOS transistors P5, P6 and P7.

In order not to generate a leakage current at an initial stage of the operation, a bias voltage is applied to gates of the PMOS transistors P5, P6 and P7. This function will be explained later for further details.

The feedback controller 23 comprises NMOS transistors N7 and N8, and a MOS capacitor N9. The NMOS transistor N7 connected between the node D and a ground voltage  $V_{SS}$  has a gate connected to the node C. The NMOS transistor N8 connected between the node C and the ground voltage  $V_{SS}$  has a gate connected to the node D. The MOS capacitor N9 has a drain and a source connected in common to the node D, and a gate connected to the ground voltage  $V_{SS}$ .

The pull-up controller 24 comprises PMOS transistors P3 and P4, and inverters I1 and I2. The PMOS transistor P3

has a drain and a source connected in common to the power voltage VCC, and a gate connected to the node C. The inverter I1 inverts a signal of the node C. The PMOS transistor P4 connected between the power voltage VCC and the node C has a gate connected to an output terminal of the inverter I1. The inverter I2 inverts an output signal of the inverter I1 and outputs the signal as a reset signal.

The self-bias unit 25 comprises a NMOS transistor N10. The NMOS transistor N10 connected between a ground voltage VSS and the gate connected in common of the PMOS transistors P5, P6 and P7 of the threshold voltage controller 22 has a gate connected in common to a source. The self-bias unit 25 applies a predetermined bias voltage (threshold voltage of the NMOS transistor N10) to the gate of the PMOS transistors P5, P6 and P7 at an initial state of the operation of the reset signal generator 20.

In the reset signal generating circuit of the present invention, a sub-leakage current by the PMOS transistors P5, P6 and P7 of the threshold voltage controller 22 is not supplied to the node D at an initial stage of the operation. As a result, a reset signal is not generated if the power voltage VCC does not reach a predetermined level.

Fig. 9 is a waveform diagram showing the operation of the reset signal generating circuit of Fig. 8. The

operation of the reset signal generating circuit of Fig. 8 is explained in more detail referring to Fig. 9.

The node A is fixed at a low level by the NMOS transistor N3 at an initial stage of the operation when the power voltage VCC is turned on, and its level rises from a low voltage to a normal voltage. As the power voltage VCC increases, the current inflow into the node c by the PMOS transistor P2 increases. As a result, the voltage of the node C is increased in response to the power voltage, and maintained at a high level.

Until the voltage of the node C becomes beyond a predetermined level, the NMOS transistor N4, a latch enable gate, is turned on, and the node A and the node C, which are both ends of a latch, are maintained at a low level and at a high level, respectively, due to the structure of the latch circuit. The NMOS transistor N7 is turned on by the high level of the node C, and the node D becomes stably at a low level which is a ground level. If the node D becomes at a low level, the NMOS transistor N8 for controlling a pull-down operation of the node C is maintained at an off state.

However, if the power voltage VCC is slowly increased, the level of the current flowed through the PMOS transistors P5, P6 and P7 and the NMOS transistors N5 and

N6 of the threshold voltage controller 22 into the node D is also increased. The voltage of the node D is initially maintained at a low level by the NMOS transistors N9 and N7. However, as the power voltage VCC is slowly increased, the voltage level of the node D is determined by a ratio of the current flowed through the PMOS transistors P5, P6 and P7 and the NMOS transistors N5 and N6 and a current sunk through the NMOS transistor N7.

If the voltage of the node D is beyond a predetermined level, the NMOS transistor N8 is turned on. Then, the current sunk through the NMOS transistor N8 becomes larger than a current supplied to the node C by the PMOS transistors P2 and P4, and the node C is transited to a low level. Here, the NMOS transistor N4 is changed to an off state. If the node C is transited to the low level, the node A is pulled up to a high level. The PMOS transistor P2 is turned off, and a current for pulling up the node C is intercepted. If the node C becomes at a low level, an output of the inverter I1 becomes at a high level, thereby intercepting a current supply by the PMOS transistor P4. As a result, the node C is stably maintained at the low level.

If the node C becomes at the low level, the NMOS transistor N7 of the feedback controller 23 is changed into

an off state. If the current sinkage in the node D by the NMOS transistor N7 is intercepted, the node D may rise to the level of the power voltage VCC by the current supply by the PMOS transistors P5, P6 and P7. If the voltage level of the node D rises, a current driving ability of the NMOS transistor N8 is further improved. As a result, the node C is stably fed-back to be at the low level.

The node D is maintained at a low level by the NMOS capacitor N9 for load before level of the power voltage starts to rise in order to turn off the NMOS transistor N8 at the initial stage of the operation.

Generally, when a gate of a PMOS transistor has a lower voltage than a source of the PMOS transistor, a sub leakage current from the source to a drain of the PMOS transistor is frequently generated.

If the power voltage VCC starts to rise, and the common source of the PMOS transistors P5, P6 and P7 in the threshold voltage controller 22 has a higher voltage than the gate, a sub leakage current is generated in the PMOS transistors P5, P6 and P7. If a current supplied to the node D by the sub leakage current becomes larger than a current supplied to the node C by PMOS transistor P2, the voltage of the node D may be instantly higher than that of the node C at the initial stage of the operation.

Then, the NMOS transistor N8 is turned on, and the node C becomes at the low level. This state is continuously maintained. As a result, a reset signal RESET is generated when the power voltage VCC is below a predetermined level.

Here, in order not to generate a reset signal at a low level of the power voltage VCC, the generation of the sub leakage current by the PMOS transistors P5, P6 and P7 resulting from the increase of the power voltage VCC should be inhibited.

For this inhibition, a bias voltage is applied to the common gate of the PMOS transistors P5, P6 and P7. The bias voltage rises together at a predetermined rate as the power voltage VCC rises.

In the self-bias unit 25, the NMOS transistor N10 is connected to the common gate of the PMOS transistors P5, P6 and P7. In the initial stage of the operation, a threshold voltage of the NMOS transistor N10 is applied to the gate of the PMOS transistors P5, P6 and P7.

As a result, the leakage current of the PMOS transistors P5, P6 and P7 is inhibited although the power voltage VCC rises at the initial stage of the operation. When the power voltage VCC rises to a predetermined level, the current supply into the node D by the NMOS transistors

N5 and N6 becomes larger than the current sinkage by the NMOS transistor N7. If the voltage of the node D reaches a threshold voltage of the NMOS transistor N8, the NMOS transistor N8 is turned off.

5        A voltage of an output terminal SELF\_BIAS of the self-bias unit 25 is coupled by a gate capacitance of the PMOS transistors P5, P6 and P7 when the power voltage VCC rises, and the voltage rises following the power voltage VCC, as shown in Fig. 9. As a result, the current supply  
10 into the node D by the leakage current of the PMOS transistors P5, P6 and P7, and the voltage increase are stably intercepted.

The voltage of the node C rises following the power voltage VCC until the voltage of the node D turns on the  
15 NMOS transistor N8, and it is transited to a low level when the power voltage VCC becomes at a predetermined level.

Here, the voltage increase rate of the output terminal SELF\_BIAS is determined by a ratio of a total capacitance CST of the self-bias unit 25 and a coupling  
20 capacitance CSC of the PMOS transistors P5, P6 and P7.

The voltage increase rate of the output terminal SELF\_BIAS of Fig. 9 is represented by  $CSC / (CSC + CST) \times VCC$ . If the total capacitance CST of the self-bias unit 25 and the coupling capacitance CSC of the PMOS transistors P5, P6

and P7 are regulated, the voltage increase rate of the output terminal SELF\_BIAS can be also controlled.

When the increase of the power voltage VCC is completed, the voltage of the output terminal SELF\_BIAS is slowly decreased by a leakage current of the output terminal SELF\_BIAS of the self-bias unit 25. After a predetermined time, the output terminal SELF\_BIAS of the self-bias unit 25 becomes at the ground voltage VSS.

After the increase of the power voltage VCC is completed, the voltage of the output terminal SELF\_BIAS of the self-bias unit 25 is transited to the level of the ground voltage VSS. As a result, the PMOS transistors P5, P6 and P7 are restored to the on-state, and the node D rises to the level of the power voltage VCC.

The voltage of the node C is outputted as the reset signal RESET through the inverters I1 and I2. The reset signal RESET is applied to the reset signal transition detector 30.

Fig. 10 is a circuit diagram showing a reset signal generating circuit according to a second example of the present invention. Fig. 11 is a waveform diagram showing the operation of the reset signal generating circuit of Fig. 10.

Fig. 10 is different from Fig. 8 in the structure of

the self-bias unit 26.

The self-bias unit 26 further comprises a NMOS transistor N11 connected in parallel to the NMOS transistor N10 and having a gate to receive an external control signal  
5 CHIP\_PULSE. The self-bias unit 26 is configured to become at a low level earlier than the self-bias unit 25 by increasing the pull-down speed of the output terminal SELF\_BIAS in response to the control signal CHIP\_PULSE.

Figs. 12 and 13 are circuit diagrams showing a reset  
10 signal generating circuit according to a third example and a fourth example of the present invention. In the third example and the fourth example, a diode D1 is used instead of the NMOS transistor N10 of the first example and the second example.

15 The operation principle of these examples is omitted because it is the same with that of the first example and the second example.

The reset signal transition detector 30 generates a reset signal transition detecting signal RTD having a pulse  
20 type when the reset signal RESET outputted from the reset signal generator 20 is transited.

Fig. 14 is the circuit diagram showing a reset signal transition detector 30 of Fig. 7.

The reset signal transition detector 30 comprises an

inverter I3, a first inversion delay unit 31 including  
inverters I4, I5 and I6 connected in series, a NAND gate  
ND1 and an inverter I7. The inverter I3 inverts a reset  
signal RESET. The first inversion delay unit 31 inverts  
5 and delays the reset signal inverted by the inverter I3 for  
a predetermined time. The NAND gate ND1 NANDs an output  
signal of the inverter I3 and an output signal of the first  
inversion delay unit 31. The inverter I7 inverts an output  
signal of the NAND gate ND1, and outputs the reset signal  
10 transition detecting signal RTD.

Fig. 15 is a circuit diagram showing the chip enable  
signal transition detector 50 of Fig. 7.

The chip enable signal transition detector 50  
comprises a NOR gate NOR1, a second inversion delay unit 51  
15 including inverters I8, I9 and I10 connected in series, a  
NAND gate ND2 and an inverter I11. The NOR gate NOR1 NORs  
the chip enable signal CEB and the reset signal transition  
signal RTD. The second inversion delay unit 51 inverts and  
delays an output signal of the NOR gate NOR1 for a  
20 predetermined time. The NAND gate ND2 NANDs an output  
signal of the NOR gate NOR1 and an output signal of the  
second inversion delay unit 51. The inverter I11 inverts  
an output signal of the NAND gate ND2, and outputs the chip  
enable transition detecting signal CTD.

The chip enable transition detecting signal CTD is generated when one of the chip enable signal CEB and the reset signal transition detecting signal RTD is transited from a high level to a low level.

5        Fig. 16 is a circuit diagram showing the address latch 60 of Fig. 7.

The address latch 60 comprises a first selection latch unit 61, a second selection latch unit 62 and a buffer unit 63. The first selection latch unit 61  
10        selectively latches the address ADD\_PAD inputted through the address pad in response to the chip enable signal CEB. The second selection latch unit 62 selectively latches an output signal of the first selection latch unit 61 in response to the address transition control signal ATD\_CON.  
15        The buffer unit 63 buffers an output signal of the second selection latch unit 62, and outputs the address ADD and the latched addresses ADD\_LAT and ADDB\_LAT.

The first selection latch unit 61 comprises transmission gates TG1 and TG2, and inverters I12, I13 and  
20        I14. The transmission gate TG1 controlled by the chip enable signal CEB and a signal inverted by the inverter I14 selectively transmits the address ADD\_PAD inputted through the address pad. The inverters I12 and I13 invert and latch a signal transmitted selectively by the transmission

gate TG1. The transmission gate TG2 controlled by the chip enable signal CEB and a signal inverted by the inverter I14 selectively transmits an output signal of the inverter I4 into an input terminal of the inverter I12.

5       The second selection latch unit 62 comprises transmission gates TG3 and TG4, and inverters I15, I16 and I17. The transmission gate TG3 controlled by the address transition control signal ATD\_CON and a signal inverted by the inverter I17 selectively transmits an output signal of  
10 the first selection latch unit 61. The inverters I15 and I16 invert and latch a signal transmitted selectively by the transmission gate TG3. The transmission gate TG4 controlled by the address transition control signal ATD\_CON and a signal inverted by the inverter I17 selectively  
15 transmit an output signal of the inverter I16 into an input terminal of the inverter I15.

      The buffer unit 63 comprises inverters I18, I19, I20 and I21. The inverter I18 inverts an output signal of the second selection latch unit 62, and outputs the address ADD.  
20 The inverter I19 inverts an output signal of the inverter I18, and output the latched address ADD\_LAT. The inverters I20 and I21 sequentially invert an output signal of the inverter I18, and output the latched inversion address ADDB\_LAT.

Here, if the address transition control signal ATD\_CON is at a high level, the memory cell operation is in progress, and if it is at a low level, the memory cell receives a next address. The level of the address  
5 transition control signal ATD\_CON is determined by activation of the memory cell operation.

Fig. 17 is a timing diagram showing the address transition control signal ATD\_CON of Fig. 16 when the chip enable signal CEB is maintained at a low level.

10 The address transition control signal ATD\_CON is transited to a high level when the memory cell operation is started, and automatically transited to a low level when the memory cell operation is finished. As a result, the second selection latch unit 62 stands by a next operation  
15 when the address transition control signal ATD\_CON is at the high level.

Fig. 18 is a timing diagram showing the address transition control signal ATD\_CON of Fig. 16 when the chip enable signal CEB is transited.

20 The address transition control signal ATD\_CON becomes at the high level when the chip enable signal CEB is at the high level. While the chip enable signal is at the high level, a new address is not inputted to the second selection latch unit 62 by the address transition control

signal ATD\_CON.

Thereafter, if the chip enable signal CEB becomes at the low level, the address transition control signal ATD\_CON becomes at the low level, and receives the address  
5 latched in the first selection latch unit 61.

While the memory cell is activated and the chip enable signal CEB is at the high level, the address transition control signal ATD\_CON becomes at the high level, and a new address is not inputted to the second selection  
10 latch unit 62 due to the address transition control signal ATD\_CON. In the rest intervals, the second selection latch unit 62 receives an address from the first selection latch unit 61, and outputs the address into the buffer unit 63.

The chip enable transition signal CTD from the chip  
15 enable signal transition detector 50 and the address transition detecting signal ATD from the address transition detector 70 are synthesized in the synthesizer 80, and outputted as the synthesized transition detecting signal TDS for driving the wordline WL and the plateline PL of the  
20 memory cell.

The latched addresses ADD\_LAT and ADDB\_LAT outputted from the address latch 60 are decoded by the address decoder 90, and used to select a wordline or a column line.

As discussed earlier, a reset signal generating

circuit of the present invention generates a reset signal by using a self-bias circuit regardless of a slope time of a power voltage only when the power voltage rises beyond a predetermined voltage. As a result, the reset signal  
5 generating circuit may generate a stable reset signal having excellent operation characteristics at short intervals even when the supply of the power source is repeatedly intercepted.

Additionally, the reset signal generation circuit may  
10 stabilize generation of control signals for controlling a nonvolatile FeRAM, thereby improving the operation characteristics of the memory device.